(54) METHOD FOR FORMING SOLDER BUMP

(11) 55-111127 (A)

(43) 27.8.1980_(19) JP


(21) Appl. No. 54-18209 (22) 19.2.1979


(71) FUJI DENKI SEIZO K.K. (72) MISAO SAGA(1)

(51) Int. Cl3. H01L21 28,B23K1 00

PURPOSE: To form a solder bump which is characterized by the features that a photoresist is readily removed and damages are not remained in characteristic checking, by melting a solder-plated layer at a specified temperature and curing it, thereafter melting the solder layer at a higher temperature and curing it again.

CONSTITUTION: A surface-protecting film 4 is further deposited on an AI wiring 3 which contacts with Si and the window portion of a surface-protecting film 2 on a Si substrate 1, and an underlying metal layer 5 is formed at said window portion. Thereafter, a Pb layer 6 and an Sn layer 7 are stacked by electric plating with a photoresist being a mask. Then, the plated layers 6 and 7 are melted at a temperature less than 320°C, and the photoresist is removed after said layers have been cooled and cured. At this stage, the characteristic check of the element is performed. Thereafter, the temperature is increased again, and the soldering layers are melted again at a temperature higher than the previous melting temperature (e.g., 330~350°C for the solder comprising 90% of Pb and 10% of Sn), thereby a semi-circular solder bump 8 is obtained. In this constitution, even though damages are given in the characteristic check, the remnants of the damages are not remained.





19 日本国特許庁 (JP)

10 特許出願公開

⑩公開特許公報(A)

昭55-111127

⑤ Int. Cl.³
 H 01 L 21/28
 B 23 K 1/00

識別記号

庁内整理番号 7638-5F 6919-4E ❸公開 昭和55年(1980)8月27日

発明の数 1 審査請求 未請求

(全 2 頁)

図はんだパンプ形成方法

頭 昭54-18209

願 昭54(1979)2月19日

心発 明 者 佐賀操

②特

20出

川崎市川崎区田辺新田1番1号 富士電機製造株式会社内 心発 明 者 天野彰

川崎市川崎区田辺新田1番1号 富士電機製造株式会社内

①出 願 人 富士電機製造株式会社

川崎市川崎区田辺新田1番1号

①代 理 人 弁理士 山口巌

. 免明の名称:はんだペンプ形成方法 2. 特許請求の範囲

1) はんだめっき景を 320 V 以下の低度において 触等して表図させた後さらに高い温度で再般等し て表図させることを特徴とするはんだパンプ形成 方法。

3.発明の詳細な説明

本発明にフリップテフプステなどのボンデイン アのための質量とは投けられるはんだパンプの形(Pings) 成方法に関する。

このようなはんだベンブを表状葉者により形成 することはベンブ高さの質異が関数で処理コスト が高い欠点があるので、通常ははんだのっさを料 用して行われる。第1回に示すようにフリップま子においてはシリコン系を表面の上に複雑なっ た、例えば酸化シリコンから成る表面保護まの な 概でシリコンと接触するアルミニック上に複多の 上にさらに、例えば 他・ファン 漢から成る 変面 発護質4を検着し、その意思に、例えば Ti、Ca、

(2)

3

ストの株主が含るでしかも特性チェックの集の機 多を残さないはんだパンプの形式方法を美勢する ことにある。

上述の例では、はんごかっき単は Sa かっきと Pb かっきので層としても成されるが、1番の合金

刊序255-111127亿

かっきにより刑戒されたはんだかっき用に対して も本項明は適用できる。

は上のように本発明によるメンプの形式方法は、 はんだめっき 壁の 融解を2工程に分けることによ う。その中間にホトレリストの数金や特性チェッ りの工程等を介花させることができ、得られたメ ンプが特性的にも外側的にも支援のないものにす ることを可能にする。

4. 南南の毎年な説明


第1 団は本発明の通用される例であるファップ ナップ第子の一部分のはんだめっき後の新国国、 第2 団は同じくはんだメンプ形式後の新国国である。

4 … Pbかっき着、 7 … Szのっき着、 8 … はんだパンプ。

(4)

REALES & D &

Fig. /



AN EDWARD B. ROCK ASSOCIATES TRANSLATION ORIGINAL LANGUAGE: JAPANESE

- (19) JAPAN PATENT OFFICE
- (12) PUBLIC PATENT REPORT (A)
- (11) Patent Number: 55-111127
- (43) Opened to Public: Aug. 27, 1980

Office Ref. No.: 7638-5F, 6919-4E

- (54) METHOD OF BUILDING SOLDER BUMPS
- (72) Inventors: 1. Misao Saga
 - 2. Akira Amano

Fuji Denki Sezo K.K.

Kawasaki-shi, Kawasaki-ku, Tanabe Shinden 1-1

- (71) Filed by: Fuji Denki Seizo K.K.

 Kawasaki-shi, Kawasaki-ku, Tanabe Shinden 1-1
- (21) Appl. No.: 54-18209
- (22) Filed on: Feb. 19, 1979
- (51) Int. Cl.3 HO1L 21/28; B23K 1/00
- (74) Legal Representative: Patent Attorney, Iwao Yamaguchi

SPECIFICATIONS

1. Patent Name:

Method of Building Solder Bumps

2. Field of Patent Application:

A method of building solder bumps by which the solder-plated

layer is first dissolved at a temperature lower than 320°C, then cured, and after that dissolved again at a higher temperature and cured again.

3. Detailed Description

The invention is related to the electroplating method of forming solder bumps, which are used to bring flip-chip elements together.

In general, a weak point of the bumps applied for this purpose so far was the difficulty of controling the bump height, which consequently increased the processing costs. A solder plating method usually used in bump building is demonstrated in Fig. 1. The elements usually comprising a flip chip are mounted on silicon substrate material (1). The surface-protecting film (2), made of silicon oxide, is covered by aluminum wiring (3). The silicon and the aluminum wiring come into contact at the window section where the surface-protecting film (2) does not cover the silicon substrate. The aluminum wiring is covered by the surface-protecting film made of silicon-(?) film (4), and the window inside the silicon-(?) film (4) is covered by under-bump metallurgy (5) which is composed of three successively deposited layers of Ti, Cu, and Ni. This under-bump metallurgy (5) is masked with a photoresist, and a layer of Pb (6) and a layer of Sn (7) which are laminated by electroplating. Then, the layer of Pb and the layer of Sn are dissolved at a temperature between 340 - 350°C making an alloy. As the result, a semispheric bump (8) is formed, as shown in Fig. 2. (The same numbers are attached to corresponding elements in Fig. 1

and Fig. 2.) If the thickness of Pb layer shown in Fig. 1 is about 50 μ m, and if the thickness of Sn layer is about 10 μ m, then Pb will make up 90% of the bump-alloy relative weight, and Sn will make up the remaining 10%. The height of the bump will be approximately 100 μ m. If the photoresist deposited during the solder plating is removed immediately after the solder plating, the organic acid used for removal will erode the plated layer. For this reason, the photoresist is removed after the dissolving process. After removing the under-bump-metallurgy layer which is not covered by the solder plate, the specific check of the elements is carried out. However, the bumps can easily be damaged when the specific check of elements is carried out. Also, in some cases the photoresist may sinter during the dissolving process, and after that its removal will be incomplete.

The objective of this invention is to produce a result different from the results of the processing described above. This method of solder-bump building provides an easy removal of photoresists and protects from damage during the specific check.

In order to accomplish the objective, this invention introduces a building method as described hereafter. After the solder plating shown in Fig. 1 has been completed, the plated layer is dissolved at a temperature lower than 320°C, and after the cooling and curing the photoresist is removed. The resist does not deteriorate at this temperature, and it can be easily removed because there is no sintering. At this point the specific check is carried out. Then, the temperature is raised above the previous

dissolving temperature which was between 330-350°C for the solder comprised of 90% of Pb and 10% of Sn. Then, the solder layer is dissolved again to build up the final semispheric form, as shown in Fig. 2. Even if a damage occurs when the specific check is carried out, the repeated dissolving process makes sure that the damage does not remain and does not cause problems afterwards. Finally, the under-bump-metallurgy layer which had not been covered by solder is removed by etching, and the flip-chip elements are assembled.

In the above described example, the solder plating was comprised of two layers, the plated Sn and the plated Pb. This invention can also be applied, however, in the solder plating comprised of only one layer of plated alloy.

In summary, this method of building solder bumps divides the dissolving the solder-plated layer into two steps and enables the photoresist removal and the specific check to be carried out between the two steps. The characteristics and the external appearance of the bumps obtained by this method are free of defects.

4. Simple Description of Figures

Fig. 1 shows the cross-sectional view of an application of this invention after the flip-chip elements had been partly solder plated. Fig. 2 shows the same example after the bump form had been built.

- 6 ... Pb-Plated Layer
- 7 ... Sn-Plated Layer

8 ... Solder Bump

Legal Representative: Patent Attorney, Iwao Yamaguchi